I S. Denartme	nt of Cor	nmerce, Patent and Trademark Office	Atty Docket No.	Sheet 1 o				
o.o. Departmen		innoted, a desir and a radional in control	M-15241 US	10/632,186				
O LIBERRA	(ATION	DISCLOSURE STATEMENT BY APPLICANT	Applicant(s)					
(Use several sheets if necessary)			Yi Ding					
OCT 0 8 2003			Filing Date Group					
			July 30, 2003	Unassigned				
PADENTIA CE.		OWNER AREA IN A de Tid De		Onassigned				
NOE WITH	AĄ	OTHER ART (Including Author, Title, Date United States Patent Application No. 10/440,466/et Nonvolatile Memories From Layers With Protrudin No. M-12979 US.	ntitled "Fabrication Of Cond	luctive Gates For 6, 2003; Attorney Docket				
	AB	United States Patent Application No. 10/440,005, et To Insulate The Gate From Another Element Of An Docket No.: M-15203 US.	Integrated Circuit," Filed o	n May 16, 2003; Attorne				
	AC	United States Patent Application No. 10/440,508, en Memories Having Select Floating And Control Gat 15204 US.	es," Filed on May 16, 2003;	Attorney Docket No.: N				
	AD	United States Patent Application No. 10/440,500, e Electrical Contact To Conductive Features Having Docket No.: M-15205 US.	Self-Aligned Edges," Eiled	on May 16, 2003; Attorno				
	AE	United States Patent Application No. 10/393 212, e Fabrication," Filed on March 19, 2003; Attorney Do	ocket No.: M-12902 US.					
	AF	United States Patent Application No. 10/411,813, éntitled "Nonvolatile Memories With A Fl Having An Upward Protrusion," Filed on April 10, 2003, Attorney Docket No.: M-12903 U						
, to .	AG	United States Patent Application No. 10/393,202, e Structures With Protruding Features," Filed on Mar	ntitled "Fabrication of Integ ch 19, 2003; Attorney Dock	rated Circuit Elements In tet No.: M-15151 US.				
- A	АН	United States Patent Application No. 10/631,941, e Floating Gates Formed After The Select Gate," File US.	ed on July 30, 2003; Attorne	y Docket No.: M-15171				
	AI	United States Patent Application No. 10/632,155, e Channel Transistors," Filed on July 30, 2003; Attor	ney Docket No.: M-15222	US.				
	AJ	United States Patent Application No. 10/632,007, e Each Cell Has Two Conductive Floating Gates," Fi US.	led on July 30, 2003; Attorn	ney Docket No.: M-1522				
	AK	United States Patent Application No. 10/631,452, e Memory Cell Having Multiple Floating Gates," Fil US.	ed on July 30, 2003; Attorno	ey Docket No.: M-15229				
	ntitled "Fabrication Of Gate Floating Gates," Filed on Ju	ly 30, 2003; Attorney						
	entitled "Nonvolatile Memor ket No.: M-12902-1P US.	ies And Methods Of						
	AN							

U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No. Serial No.								
					M-15241 US 10/632,186								
INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Applicant							
(Use several sheets if necessary) Yi Ding													
400 0 0	may 62				Filing Date Group								
APR 2 5 2004 (L)					July 30, 2003				assigned 2	813			
(A)	. RTG		U.S. Pa	tent Documents									
*Examiner		Document							Filing D				
Initial		Number	Date	Name		Class	Subcla	iss	If Approp	riate			
710	AA	6,420,231	16 Jul. 2002	Harari et al.	\rightarrow			_					
TW	AB	2003/0218908 A1	27 Nov. 2003	Park et al.						1			
Tin	AC	2004/0004863 A1	8 Jan. 2004	Wang				_					
	AD												
	AE												
	AF								<u> </u>				
	AG					-	•						
	AH		:			-							
Foreign Patent Documents													
Translation													
		Document	Date .	Country	. (Class	Subcla	ass	Yes	No			
7	AI	EP 0 938 098 A2	25 Aug. 1999	<u> </u>						1			
	AJ												
	AK.					_							
	AL)				
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)													
AM United States Patent Application No. 10/798,475, entitled "Fabrication of Conductive Lines													
(A)		Interconnecting C	onductive Gates in	Nonvolatile Memo	ories and	Non-Vo	olatile Me	mory	Structures,"	<u>File</u> d			
	4 3 7	on March 10, 2004	4; Attorney Docke	t No. M-15296 US.	-								
	AN			. 10/797,972, entitle									
to		Interconnecting First Conductive Gates in Nonvolatile Memories Having Second Conductive Gates Provided By Conductive Gates Lines, Wherein The Adjacent Conductive Gate Lines For The Adjacent Columns Are Spaced From Each Other, And Non-Volatile Memory Structures," Filed on March 10, 2004;								ent			
		Columns Are Space Attorney Docket 1	tile Mem	ory Stru	ictures," I	filed o	on March 10,	2004;					
ļ	ļ <u>.</u>	Tallotticy Bocket I	10.111-13-17-05.		••	<u>· </u>	<u> </u>		· · ·				
	AO				·•· ·			\					
			•		-								
	AP		·		••								
			•										
Examiner	lia	M	Date Considered	7/8/02		•							
*EXAMINER	Initial i	f reference consider	ed, whether or not	citation is in confo	rmance v	with MP	EP 609; I	Draw	line through	•			
citation if not i	*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.												

Examiner Initial A A A A A A A A A A A A A A A A A A		Document Number 5,402,371 5,856,943 6,057,575	if necessary)	Patent Documents Name Ono	Appl Yi D Filin	5241 US licant(s) ring g Date I Herewith	7/30/03	Unassigned 10/632180 Group 281 Unassigned Filing Date	
Examiner Initial A A A A A A A A A A A A A A A A A A	AA AB AC AD AE	Document Number 5,402,371 5,856,943 6,057,575	U.S. F Date 28 Mar. 1995	Patent Documents Name	Yi D Filin	ing g Date l Herewith	h	Group 28/ Unassigned Filing Date	
Initial A A A A A A A A A A A A A	AA AB AC AD AE	Document Number 5,402,371 5,856,943 6,057,575	U.S. I Date 28 Mar. 1995	Name	Yi D Filin	ing g Date l Herewith	h	Unassigned Filing Date	
Initial A A A A A A A A A A A A A	AA AB AC AD AE	Document Number 5,402,371 5,856,943 6,057,575	U.S. I Date 28 Mar. 1995	Name	Filin	g Date I Herewith	h	Unassigned Filing Date	
Initial A A A A A A A A A A A A A	LE	Number 5,402,371 5,856,943 6,057,575	Date 28 Mar. 1995	Name		l Herewit	h	Unassigned Filing Date	
Initial A A A A A A A A A A A A A A A A A A	LE	Number 5,402,371 5,856,943 6,057,575	Date 28 Mar. 1995	Name				Filing Date	
Initial A A A A A A A A A A A A A A A A A A	LE	Number 5,402,371 5,856,943 6,057,575	Date 28 Mar. 1995	Name		Class	Subalasa		
A A A A A A A A A A A A A A A A A A A	LE	5,402,371 5,856,943 6,057,575	28 Mar. 1995			Class	Subclace		
A A A A A A A A A A A A A A A A A A A	LE	5,856,943 6,057,575		Ono			- Suvelass	If Appropria	
A A A A A A A A A A A A A A A A A A A	LE	6,057,575	5 Jan. 1999			$\overline{\lambda}$			
A A A A A A A A	D Æ			Jenq	<u> </u>				
A A A A A A A	Æ	(120 100	2 May 2000	Jenq					
A A A A A A A A		6,130,129	10 Oct. 2000	Chen					
A A A A A A	\F	6,134,144	17 Oct. 2000	Lin et al.					
A A A		6,171,909	9 Jan. 2001	Ding et al.				X	
A A	.G	6,200,856	13 Mar. 2001	Chen			/		
A A	Н	6,261,903	17 Jul. 2001	Chang et al.					
in A	a l	6,326,661	4 Dec. 2001	Dormans et al.					
	IJ	6,355,524	12 Mar. 2002	Tuan et al.			/		
<u> </u>	K	6,365,457	2 Apr. 2002	Choi					
_ A		OTHER A	ART (Including A	uthor, Title, Date, Pe	rtinent	Pages, E	tc.)		
	L			6Mbit NAND Flash N ory Workshop in Mon					
A	M			Taguchi, S.; and Wada e Side," 1989 IEEE, p			lash-Erase EE	PROM Cell with	
A	Wu, A.T.; Chan T.Y.; Ko, P.K.; and Hu, C. "A Novel High-Speed, 5-Volt Programming EPROM Structure With Source-Side Injection," 1986 IEEE, 584-587.								
A	0.	Mizutani, Yoshihisa; and Makita, Koji A New EPROM Cell With A Sidewall Floating Gate Fro High Density and High Performance Device," 1985 IEEE, 635-638.							
А	Ma, Y.; Pang, C.S.; Pathak, J.; Tsao, S.C.; Chang, C.F.; Yamauchi, Y.; Yoshimi, M. "A Novel High Density Contactless Flash Memory Array Using Split-Gate Source-Side-Injection Cell for 5V-Only Applications," 1994 Symposium on VLSI Technology Digest of Technical Papers, pages 49-50.								
A	Q	Mili, Rebecca et a Symposium on V	il. "0.18um Modu LSI Technology	ular Triple Self-Align Digest of Technical P	ed Em apers,	bedded Spages 12	plit-Gate Flasl 0-121.	h Memory," 2000	
A	.R	Ma, Yale et al., "A Density Flash Me		Gate EEPROM (DSC EE, 3.5.1-3.5.4.	i) Cell	in Contac	etless Array fo	or Single Vec Hig	
Examiner	0 -	will.	Date Considere	ed 7/8/04	7	<u> </u>			

U.S. Department of Commerce, Patent and Trad	Atty D	ocket No).	Serial No.						
	M-152	41 US		Unassigned						
INFORMATION DISCLOSURE STATE	Applic	10/632186								
(Use several sheets if ne	Yi Ding									
	Filing Date Group 2813									
	Filed I	Herewith	7/30/03	Unassigned						
U.S. Patent Documents										
*Examiner Document						Filing Date				
Initial Number	Date 2002	Name		Class	Subclass	If Appropriate				
	Aug. 2002	Cho et al.		\		_				
	Aug. 2002	Seki et al.								
	Nov. 2002	Nagata			\					
AV 6,541,324 1 A	Apr. 2003	Wang								
AW 2002/0064071 A1 30	May 2002	Takahashi et al.								
AX 2002/0197888 A1 26	Dec. 2002	Huang et al.								
AY 6,266,278 24	Jul. 2001	Harari et al.								
AZ 5,901,084 4 N	May 1999	Ohnakado	٠.							
BA 6,518,618 11	Feb. 2003	Fazio et al.			/					
BB 6,541,829 1 A	Apr. 2003	Nishinohara et al.			7					
BC 6,414,872 2 J	Jul. 2002	Bergemont et al.								
	(Including A	uthor, Title, Date, Pe	rtinent l	Pages, Et	 c.)					
BD Spinelli, Alessandro S	S., "Quantum-	Mechanical 2D Simu	ılation o	f Surface	-and Buried	Channel p				
MOS,"2000 Internation 2000, Seattle, WA Sep			Semicor	nductor P	rocesses and	Devices: SISPAD				
			lemory.	Cellaperi	hnolov Scala	he to the 256 Mbit				
and 1 Gbit Flash Merr	Kim, K.S. et al. "A Novel Dual String NOR (DuSnor) Memory Cell-Pechnolgy Scalabe to the 256 Mbit and 1 Gbit Flash Memories," 1995 IEEE 11.1.1-11.1.4									
BF Bergemont, A, et al."	Bergemont, A. et al. "NOR Virtual Ground (NVG)- A New Scaling Concept for Very High Density FLAS									
EEPROM and its Imp	EEPROM and its Implementation in a 0.5 um Process," 1993 IEEE 2.2.1-2.2.4									
BG Van Duuren, Michiel	Van Duuren, Michiel et al., "Compact poly-CMP Einbedded Flash Memory Cells For One or Two Bit									
Storage," Philips Rese	earch Leuven,	, Kapeldreef 75, B30	01 Leuy	en, Belgi	ium, pages 7	3-74.				
ВН										
BI										
BJ										
Examiner Tham Da	Examiner 7 leave Date Considered 7/8/04									
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.										